PCT

To A


WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

H01J 37/34	A1	(11) International Publication Number: (43) International Publication Date:	WO 94/16458 21 July 1994 (21.07.94)
(21) International Application Number: PCT/US93/12604 (22) International Filing Date: 28 December 1993 (28.12.93)		DK, ES, FR, GB, GR, IE, IT, L	un patent (AT, BE, CH, DE U, MC, NL, PT, SE).
30) Priority Data: 07/998,513 30 December 1992 (30.12.5	92) U	Published With international search report.	
60) Parent Application or Grant (63) Related by Continuation US 07/998,5 Filed on 30 December 1992 (• 1	
(1) Applicant (for all designated States except US): AD' ENERGY INDUSTRIES, INC. [US/US]; 1600 Parkway, Fort Collins, CO 80525 (US).	VANCE Prospe		
 (2) Inventor; and (5) Inventor/Applicant (for US only): DRUMMOND, N. [US/US]; 1601 S. Swallow, Apartment 71, For CO 80526 (US). 	Geoffre rt Collin		
(4) Agent: SANTANGELO, Luke, R.; 315 West Oak Stra Fort Collins, CO 80521 (US).	cct, #7 03	,	

(54) Title: ENHANCED THIN FILM DC PLASMA PROCESSING SYSTEM



(57) Abstract

An enhanced DC plasma processing system which acts to immediately stop current from flowing through the plasma allows a variety of alternative embodiments for varying applications. In one embodiment, a tapped inductor (13 & 14) is switched to ground (9) to achieve substantial voltage reversal of about 10 % upon detection of an arc condition through voltage and/or rate of voltage change techniques. This reversal of voltage is maintained long enough to allow restoration of uniform charge density within the plasma (5) prior to restoration of the initial driving condition. A technique for preventing arc discharges involving periodically applying a reverse voltage is effected through a timer system (22) in the power supply (1).

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	GB	United Kingdom	MR	Mauritania
ΑÜ	Australia	GB	Georgia		
BB	Barbados	GN	Gninea	MW	Malawi
BE	Belgium	GR	Greece .	NE	Niger
BF	Burkina Paso	HU	Hungary	NL	Netherlands
BG	Bulgaria	Œ	Ireland	NO	Norway
BJ	Benin	п		NZ	New Zealand
BR	Brazil	. –	Italy	PL	Poland
BY	Belarus	JP	Japan	PT	Portugal
CA	Canada	KE	Kenya	RO	Romania
		KG	Kyrgystan	RU	Russian Federation
CF	Central African Republic	KP	Democratic People's Republic	SD	Sudan
CG	Congo		of Korea	SE	Swedon
CH	Switzerland	KR	Republic of Korea	SI	Slovenia
CI	Côte d'Ivoire	KZ	Kazakhstan	SK	Slovakia
CM	Cameroon	LI	Liechtenstein	SN	
CN	China	LK	Sri Lanka	TD	Senegal
CS	Czechoslovakia	LU	Luxembourg		Chad
cz	Czech Republic	LV	Latvia	TG	Togo
DE	Germany	MC	Monaco	ŢJ	Tajikistan
DK	Denmark	MD	Republic of Moldova	TT	Trinidad and Tobago
ES	Spain	MG	Madagascar	UA	Ukraine
FI	Finland	ML	•	US	United States of America
FR	Prance		Mali	UZ	Uzbekistan
GA	Gabon	MN	Mongolia	VN	Vict Nam

ENHANCED THIN FILM DC PLASMA PROCESSING SYSTEM

I. TECHNICAL FIELD

5 This invention generally relates to thin film processing systems in which a plasma effects either etching, deposition, or some other process. Specifically, the invention has application to DC plasma processing when coating with metallic materials or with materials formed by chemical reaction in the coating process. It also involves power supply designs used in such applications.

II. BACKGROUND ART

The field of DC plasma processing for thin film 15 applications is one which is well known. In these processes, a DC power supply creates an electric potential between a cathode and anode and thereby creates a plasma. deposition mode, the plasma then acts upon a material target 20 to create a thin film on some substrate. This thin film may either be comprised of the target material itself or may be the result of some reaction with some element within the coating chamber. Naturally both the materials and elements involved and the specific applications vary 25 Applications may range from coating architectural glass to the creation of micro chips. One of the challenges in many applications is that electrical discharges or arcs can occur. This is particularly true when reactive processes are used and the reactive product is an insulator, such as aluminum oxide 30 As one example, this type of coating process is particularly challenging because it involves both conductive and insulating regions. As a result, the electrical environment during plasma processing itself can particularly conducive to arc discharges. These arc 35 discharges are undesirable not only because they represent potential non-uniformities in the coating process, but also because they can further lead to unstable situations by altering the release of coating material and negatively impact processing throughput.

Although the problem of arc occurrences has been well known to those skilled in the art, it has been addressed with only limited success. Initially it was common to completely shut down the process and perhaps even clean the chamber 5 before restarting. In other instances, lower processing rates were used to make the occurrences of arcs less frequent. More recently, it has been attempted to divert the arc by quickly shutting off the supply of power to the plasma itself. Unfortunately, most such solutions acted only after damage had 10 been done and thus served to minimize - but not completely avoid - problems in more sensitive processing environments. In order to react as quickly as possible, switch-mode or low energy storage power supplies have also been used for many applications. In spite of the fact that they inherently store 15 less power and thus can be manipulated to minimize the negative effects of such arc occurrences, their use alone has not been sufficient for many processing environments. Interestingly, solutions by component designers have often been utilized without full explanation to those involved in 20 the processing itself. This proprietary nature may have even lead to duplication of efforts and limited progress in understanding the nature of the problem. The development of solutions has primarily been the result of individual effort, not a coordinated approach. One other solution which has been 25 publicly pursued has been the utilization of frequencyoriented components to charge a capacitor and then reverse current to negate the arc itself. Unfortunately this solution may act to increase the current in the arc initially and thus can intensify the problem before solving it. Again, this 30 solution is undesirable especially in refined processing environments.

The present invention acts to minimize and in many instances completely eliminate the occurrence of arcs in even the most demanding processing environments. By providing solutions which have general application, the invention makes numerous solutions possible to achieve the same ends. Through its basic understandings, it thus encompasses a variety of designs and systems as they may be incorporated to solve the

problem of arcing. In doing so, the present invention satisfies a long felt need for such capability. surprisingly, the invention is based upon aspects which have been readily available to those skilled in the art, but which 5 had not been applied in this manner. While those skilled in the art appreciated that the problem of arcing existed, they apparently did not understand the nature of the problem and therefore conducted attempts to solve the problem which were actually directed away from the direction taken by the present 10 invention. This teaching away from the technical direction taken by the present inventors was perhaps further intensified by the fact that those skilled in the art had often avoided full disclosure of their endeavors. While certain designs may have been founded upon principles similar to those of the 15 present invention, in many instances the lack of public disclosure has resulted in causing those skilled in the art to actually have been taught away from the direction taken by the present invention.

20 III. DISCLOSURE OF INVENTION

The present invention discloses both the fundamental understandings and circuitry designs which minimize and in some instances completely eliminate the occurrences of arcs 25 within a DC plasma processing system. It encompasses a variety of embodiments through which current may immediately stopped or decreased upon the actual or incipient occurrence of an arc and through which the condition giving rise to the potential arc in the first place is negated. 30 addition, the present invention discloses a technique of periodically refurbishing the plasma so as to avoid potential arcing conditions in the first place. In its preferred embodiment, the invention involves a two stage, tapped inductor which is switched to ground. Upon the occurrence of 35 an arc condition — an actual or incipient occurrence of an arc — the switch is activated and thus the circuitry acts to reverse the voltage applied to the plasma and to thus affirmatively attract electrons from the plasma to dissipate any charge build-up which may give rise to an arcing

situation. The invention also discloses techniques for sensing an arc condition as even the incipient occurrence of an arc so that immediate response is possible.

5 Accordingly it is an object of the invention to avoid the undesirable effects of arcs within a DC plasma processing system. In so doing, the invention has as a goal efficiently reacting to arcs in a manner which minimizes any energy impact of the arc upon the coating process. As part of avoiding 10 undesirable effects on the overall plasma processing system, the invention has as a goal acting in a manner which avoids any quenching of the plasma not only to minimize the effects of the arc, but also to allow restoration of the process with minimum delay. In proposing an efficient design, the present 15 invention has as a further goal to provide a technique which may be easily adapted to existing power supply and plasma processing system designs. It also is disclosed in a fashion of an improved power supply design which is independent of the system and thus may be utilized in other similar types of 20 applications.

As mentioned, a general goal of the present invention is to present a process which can be implemented in a variety of A tapped inductor design is disclosed as only one ways. 25 embodiment. This design has been selected in order to minimize circuitry elements and to cause a variety of refinements in the techniques. Certainly other designs are possible as those skilled in the art would readily understand once they understand the general principles involved. 30 disclosing embodiments which may be implemented in a variety of ways, it is a goal to encompass a variety of arc detection In many such designs a goal could include the techniques. earliest detection of a potential arc occurrence so as to allow a prompt reaction. In some embodiments, a goal is to 35 immediately stop current flowing through the plasma in a variety of manners.

Yet another general goal is to present an invention which discloses a technique that may be utilized in a preventative

mode. As such, a goal is not just to react to arcs which are occurring (or about to cur), but to avoid such occurrences in the first place. The a goal is to present general design criteria through which systems can be manipulated to minimize or even avoid arc occurrences in the first place by periodically cleaning or restoring the system or plasma.

Naturally further objects of the invention are disclosed throughout other areas of the specification and claims.

10

IV. BRIEF DESCRIPTION OF DRAWINGS

Figure 1 is a circuit schematic of a processing system including one embodiment of the present invention.

15

Figure 2 is a plasma density plot as it may exist at the moment of one type of arc occurrence.

Figure 3a is a plot showing the relative changes in 20 current and voltage in one prior art design throughout an arc occurrence.

Figure 3b is a plot showing the relative changes in current and voltage in one embodiment of the invention for a similar type of occurrence.

V. BEST MODE FOR CARRYING OUT THE INVENTION

As will be readily understood, the basic concepts of the present invention may be embodied in a variety of ways. 5 Referring to Figure 1, the tapped inductor embodiment can be readily understood. In general, the DC plasma processing system includes the elements shown in Figure 1. Specifically, DC power supply (1) is connected to coating chamber (2) within which cathode (4) and anode (3) are contained. 10 deposition mode, the DC power supply (1) acts as a means for causing deposition of a coating material by creating an electric potential across cathode (4) and anode (3) to result in plasma (5). Plasma (5) then acts upon material target (6) so as to result in a coating on substrate (7). This coating 15 may be the original target material or it may be the target material combined with some other elements such as reactive gas (23). Thus DC power supply (1) acts as a DC power source providing a direct current power output through first and second leads (8 & 9) into the plasma load to cause deposition.

20

With respect to the problem of arc occurrences, it can be understood that given enough voltage, and sufficient variance in processing environments within coating chamber (2), arc discharges can occur from plasma (5) or cathode (4) to anode 25 (3) and material target (6). Referring to Figure 2, it can be understood that such discharges may occur either through field variances or when an uneven build-up of charged particles occurs within plasma (5). In Figure 2 it can be seen that when excess electrons occur (for a variety of reasons known to 30 those skilled in the art) an area prone to electrical conduction may occur. In Figure 2 this area is referred to as arc location (10). Because of the attraction of neighboring ions to the excess electrons in location (10), the plasma density may be increased in this region, as shown in Figure 2. 35 These ions may come from neighboring regions (11), and because there is no immediate mechanism to create new ions to replace them, there may be a resulting decrease of ions in these regions (11) as shown in Figure 2. Of potential importance to the understanding of the present invention for many

applications is the fact that the increase in the plasma density in location (10) may, through the mechanism of impact ionization of neutral gas atoms due to the continued instreaming of electrons from the target, quickly increase 5 with time to become the low impedance path known as an arc. Once this occurs, the only mechanism for elimination of the uneven distribution is recombination of the excess ions and electrons, a relatively slow process. To prevent the build-up of ions, the original excess electrons, and therefore the 10 uneven charge distribution in the plasma in locations (10) and (11), must be eliminated before many new ions can be formed. In order to accomplish this, an embodiment of the present invention acts to provide a mechanism for removal of these electrons by attracting them to material target (6). Thus in 15 one embodiment the present invention may further act to immediately prevent any current from flowing, which prevents more electrons from being injected into plasma (5) at location (10), and actually reverses the potential across anode (3) and cathode (4) so that the reverse voltage removes the excess 20 electrons by attracting them to material target (6) and cathode (4), thus eliminating the propensity of an arc to form at arc location (10).

It should be understood that the immediate stopping of 25 current from flowing within an arc is not the equivalent of allowing a discharge of charge build-up or the like to occur through the arc. Referring to Figure 3a it can be seen in one prior art device how upon the occurrence of an arc, shown by a high current region (12), current flows but is eventually 30 extinguished. While this may happen on the order of microseconds, the amount of energy and disruption to the process is unacceptable. Thus important to one aspect of the present invention is the fact that current is not allowed to flow through the arc. As shown in Figure 3b, it is 35 immediately stopped or decreased — even within a fraction of a microsecond; this is shown in Figure 3b. In Figure 3b, it can be seen upon the incipient occurrence of an arc at time A, the rate of change in the voltage dramatically varies. will be discussed later with respect to how an incipient arc

is sensed, this may be one aspect which gives rises to activation which in one embodiment of the present invention involves a reversal of voltage as shown at time B. reversal not only acts to immediately stop current from 5 flowing through plasma (5), it also acts to eliminate the uneven build-up of charge within the plasma processing system. This uneven build-up may occur within plasma (5) as discussed with respect to Figure 2 or may occur on material target (6) or even on some other mask or other element within the 10 processing system. The propensity to arc may also be the result of other anomalies. By reversing voltage, the current is not only immediately stopped, but the conditions giving rise to such a current may be negated. The plasma is thus restored to its net uniform distribution. As shown in both 15 Figures 3a and 3b, typical recovery can occur as is known in the art. This may include ramping or reinstating the voltage as shown until current is restored and a steady state condition is resumed.

As can be understood with reference to Figure 3a, it can be seen that even though the supply of power is effectively switched off in prior art designs, current may not be immediately stopped or decreased. This may be the result of the storage of energy within the power supply circuitry. In order to achieve immediate stoppage of current, any discharge of energy which effects the process must be avoided or minimized. In reactive applications such as that for optical coatings, this may need to occur within fractions of a microsecond.

30

Referring again to Figure 1, one embodiment for achieving these ends is disclosed. As can be seen, this embodiment includes an inductor means having first and second inductor portions (13 and 14) connected in series along first lead (8).

35 As may be readily understood, first and second inductor portions (13 and 14) may be arranged in a variety of fashions and may even be designed in transformer configuration. Importantly, these first and second inductor portions (13 and 14) are magnetically coupled. A switch (15) is also connected

in between first and second inductor portions (13 and 14) to second lead (9). This switch is controlled by means for activating (16). Means for activating (16) is triggered by means for sensing (17) which acts in a variety of ways to 5 detect an arc condition as the actual presence or incipient presence of an arc occurrence within plasma (5). As can be understood from Figure 1, upon triggering of switch (15), the voltage applied across plasma (5) is immediately reversed as a result of the inductor means being connected in series along 10 first lead (8). This reversal is one way to cause the immediate stoppage of current through plasma (5). acts to clear the plasma of any uneven build-up of charge as discussed earlier. Voltage may naturally be reversed through a variety of other manners and still be considered an 15 equivalent of the present invention including but not limited to supplying another power supply output or switching to reverse voltage, and the like.

With respect to the variation in such designs which fall 20 within the spirit and scope of the present patent, it should be understood that a large degree of variation within inductor means is possible. First, it is possible that inductor means not be included at all. In such an embodiment, switch (15) would act to short out plasma (5). While this may not apply 25 a reverse voltage as desired in one embodiment, it may be sufficient to cause immediate stoppage of current through plasma (5). In addition, second inductor portion (14) may be eliminated. Again, in such an embodiment no reverse voltage might occur, however, given proper system design, immediate 30 stoppage of current through plasma (5) might also occur in this design. In such a design, the inclusion of first inductor portion (13) may still serve a valuable purpose. When switch (15) is activated, having a large first inductor portion (13) would serve to provide sufficient load to DC 35 power supply (1) so that this immediate change in load would not cause undue stress to power supply (1). In reference to the size of first inductor portion (13), such would be considered "large" within the context of this invention so long as the inductance of first inductor portion (13), when

combined with the impedance of switch (15), and the power supply output impedance would result in a time constant sufficiently larger than the amount of time the switch would be left on. As those skilled in the art would readily understand, this type of configuration would cause power supply to remain sufficiently loaded and unstressed throughout the time switch (15) were activated. For many applications this is believed to be about ten to twenty microseconds.

10 In order to reverse the voltage as discussed with reference to Figure 3b, second inductor portion (14) should not only be magnetically coupled to first inductor portion (13), but it should also have a turns ratio of at least about 10% of that of first inductor portion (13). 15 fashion, the turns ratio would dictate the magnitude of the Since a substantial reverse voltage is reverse voltage. desired - namely that of at least about 10% of the steady state voltage, a turns ratio of at least about 10% would achieve the goals mentioned earlier. Naturally other inductor geometries and even other components could be used in an 20 equivalent fashion and would still fall within the scope of this patent. Not only should the reverse voltage be at least enough to quickly clear the undesirable condition, it should not be so large as to risk reigniting an arc. It might also 25 not be so large as to drive the plasma in a reverse mode for some applications. Naturally, these limiting values will vary depending upon application, but for the applications presently contemplated, it is believed the claimed limits are adequate. Note that it may be possible that some existing designs which 30 shut off the power supply might presently achieve a slight voltage reversal. This slight voltage reversal is merely an incident of particular circuit designs and would not be the substantial voltage reversal desired for the present invention in order to achieve elimination of the uneven charge build-In addition, the design of switch (15) would be preferably of the non-latching type so as to allow easy opening of switch (15) to stop the reversal. This may occur before the plasma is quenched — about ten to one hundred microseconds in many processes. With respect to particular

designs of switch (15) it has been found that integrated gate bipolar transistors, field effect transistors, darlington bipolar transistors and regular bipolar transistors are adequate, however, the integrated gate bipolar transistors affords easier control in the present configuration.

Referring to Figure 3b, it can be seen that the earliest sensing of an arc occurrence is desirable. In the embodiment shown in Figure 1, it is shown that means for sensing (17) 10 acts to sense conditions as close to plasma (5) as possible. In so doing, more accurate readings naturally occur. Through proper configuration as those skilled in the art would readily understand, a variety of sensing decisions can be utilized. As shown in Figure 3b, a combination of both a high rate of 15 change in the output voltage or current and a low output voltage or current itself may be utilized. In the preferred embodiment, it has been found that using both a voltage value and a rate of change of voltage value reliably indicates incipient arc occurrences at the earliest possible time. With 20 respect to the voltage value, either some specific voltage drop such as 200 volts or some percentage voltage drop such as 40% may be utilized. Naturally the percentage determination may vary by application, but it is believed that a low voltage of about 40% to 50% of the nominal output of the supply 25 provides adequate performance in many applications. addition, other designs are certainly possible including circuits which "cock" when the output voltage or current rises above some level and then "fire" when it subsequently drops back below that level are also possible. Again, while this 30 novel detection technique is conceptually founded, the actual values might be experimentally determined for the particular systems involved.

Referring again to Figure 1, it can be understood how a particular power supply might be modified to accomplish the goals of the present invention. As those skilled in the art would readily understand when a switch mode power supply were involved the DC power supply (1) may include a means for accepting alternating power (18). This alternating power is

at a predominant frequency and would then be converted through means for converting (19) into direct current power. A means for switching (20) would then be included as known to create an alternating signal at a higher frequency. This alternating 5 signal would then be retransformed to a DC output through means for rectifying (21). With respect to Figure 1, while some conceptual elements are shown within means for switching (20) and means for rectifying (21) these are for visual They do not limit the scope of the understanding only. 10 devices deemed to fall within the scope of this patent since such aspects are well known in the art. To modify the power supply, the inductor means including first and second portions (13 and 14), switch (15), and the control means shown and discussed earlier would be included within DC power supply 15 (1). Thus DC power supply would not only supply a voltage, it would include a means for analyzing the output or a voltage and a means for immediately stopping current from flowing through its load. Through inclusion of second inductor portion (14) having a turns ratio of at least about 10% of the 20 turns ratio first inductor portion (13), this modified power supply would include a means for applying a reverse voltage to the load. When utilized in a DC plasma processing system, the power supply itself would thus furnish direct current power to cause deposition of a coating material and would have a design 25 that might connect first and second leads to achieve its end.

In addition, such a power supply and system could be operated in a preventive mode through which plasma (5) could be periodically cleared of any uneven build-up of charged particles by applying a substantial reverse voltage. This periodic clearing might occur as frequently as every one half to two milliseconds — again depending upon the particular process involved as discussed earlier. By providing some timer (22) to activate switch (15), a means for periodically clearing plasma (5) could be achieved as those skilled in the art would readily understand.

The foregoing discussion and the claims which follow describe preferred embodiments of the present invention.

Particularly with respect to the claims it should be understood that changes may be made without departing from their essence. In this regard, modifications and changes falling within the scope of this patent are not limited by the disclosure. All modifications and changes known to those skilled in the art to achieve the desires of this invention and others which use substantially the same means in substantially the same way to achieve substantially the same result are intended to fall within the scope of this patent.

10 It simply is not practical to describe and claim all possible revisions to the present invention which may be accomplished. To the extent, each fall within the breadth of protection encompassed by this patent. This is particularly true for the present invention since its basic concepts and understandings are fundamental in nature and can be broadly applied.

VI. CLAIMS

I claim:

1. An enhanced DC plasma processing system comprising:

5

10

15

- a. a coating chamber;
- b. a material target disposed to expose coating material within said chamber;
- c. a means for causing deposition of said coating material upon a substrate wherein said means for causing deposition comprises an anode and a cathode;
 - d. a DC power source wherein said DC power source has a direct current power output and first and second leads which are connected across a plasma load to establish a circuit;
 - e. an inductor means connected in series along said first lead between said direct current power output and said plasma load and having first and second inductor portions wherein said first and second portions are magnetically coupled; and
 - f. a switch connected from said second lead to said first lead at a point in between said first and second inductor portions.
- 25 2. An enhanced DC plasma processing system as described in claim 1 wherein said first inductor portion is connected between said switch and said direct current power output and wherein said first inductor portion is large.
- 30 3. An enhanced DC plasma processing system as described in claim 1 wherein said first inductor portion and said second inductor portion define a turns ratio with respect to each other and wherein the turns ratio of said second inductor portion to said first inductor portion is at least about 10%.
 - 4. An enhanced DC plasma processing system as described in claim 2 wherein said first inductor portion and said second inductor portion define a turns ratio with respect

to each other and wherein the turns ratio of said second inductor portion to said first inductor portion is at least about 10%.

- 5 5. An enhanced DC plasma processing system as described in claim 1, 3, or 4 and further comprising:
 - a. a means for sensing the occurrence of an arc condition within said plasma load; and
- b. a means for activating said switch wherein said means for activating said switch is responsive to said means for sensing the occurrence of an arc condition within said plasma load.
- 15 6. An enhanced DC plasma processing system as described in claim 5 wherein said DC power source causes an output voltage into said plasma load and wherein said means for sensing the occurrence of an arc condition detects a low output voltage into said plasma load.

20

- 7. An enhanced DC plasma processing system as described in claim 5 wherein said DC power source causes an output voltage into said plasma load and wherein said means for sensing the occurrence of an arc condition detects a high rate of change in the output voltage into said plasma load.
- 8. An enhanced DC plasma processing system as described in claim 7 wherein said means for sensing the occurrence of an arc condition also detects a low output voltage into said plasma load.
 - 9. An enhanced DC plasma processing system comprising:
- 35 a. a coating chamber;
 - b. a material target disposed to expose coating material within said chamber;

5

10

20

25

c. a means for causing deposition of said coating material upon a substrate wherein said means for causing deposition comprises an anode and a cathode;

- d. a DC power source wherein said DC power source has a direct current power output and first and second leads which are connected across a plasma load to establish a circuit;
- e. an inductor means connected in series along said first lead between said direct current power output and said plasma load; and
- f. a switch connected from said second lead directly to said first lead at a point after said inductor means.
- 15 10. An enhanced DC plasma processing system as described in claim 9 wherein said first inductor portion is large.
 - 11. An enhanced DC plasma processing system as described in claim 9 or 10 and further comprising:
 - a means for sensing the occurrence of an arc condition within said plasma load; and
 - b. a means for activating said switch wherein said means for activating said switch is responsive to said means for sensing the occurrence of an arc condition within said plasma load.
- 12. An enhanced DC plasma processing system as described in claim 11 wherein said DC power source causes an output voltage into said plasma load and wherein said means for sensing the occurrence of an arc condition detects a low output voltage into said plasma load.
- 13. An enhanced DC plasma processing system as described in claim 11 wherein said DC power source causes an output voltage into said plasma load and wherein said means for sensing the occurrence of an arc condition detects a high rate of change in said output voltage into said plasma load.

14. An enhanced DC plasma processing system as described in claim 13 wherein said means for sensing the occurrence of an arc condition also detects a low output voltage into said plasma load.

5

15

- 15. A DC power supply comprising:
 - a. a means for accepting alternating power at a predominant frequency;
- a means for converting said alternating power to
 direct current;
 - c. a means for switching said direct current to create an alternating signal at a higher frequency;
 - d. a means for rectifying said alternating signal to create a direct current power output through a first and second lead;
 - e. an inductor means connected in series along said first lead after said direct current power output and having first and second inductor portions wherein said first and second portions are magnetically coupled; and
 - f. a switch connected from said second lead to said first lead at a point in between said first and second inductor portions.
- 25 16. A DC power supply as described in claim 15 wherein said first inductor portion is large.
- 17. A DC power supply as described in claim 16 wherein said first inductor portion and said second inductor portion define a turns ratio with respect to each other and wherein the turns ratio of said second inductor portion to said first inductor portion is at least about 10%.
- 18. A DC power supply as described in claim 15 wherein said first inductor portion and said second inductor portion define a turns ratio with respect to each other and wherein the turns ratio of said second inductor portion to said first inductor portion is at least about 10%.

19. A DC power supply as described in claim 15, 17, or 18 and further comprising:

- a. a means for analyzing the direct current power output of said DC power supply; and
- b. a means for activating said switch wherein said means for activating said switch is responsive to said means for analyzing.
- 10 20. A DC power supply as described in claim 19 wherein said direct current power output of said DC power supply has a voltage and wherein said means for analyzing said direct current power output reacts to the detection of a low voltage.

15

20

5

- 21. A DC power supply as described in claim 19 wherein said direct current power output of said DC power supply has a voltage and wherein said means for analyzing said direct current power output reacts to the detection of a high rate of change in said voltage.
- 22. A DC power supply as described in claim 21 wherein said means for analyzing said direct current power output also reacts to the detection of a low voltage.

- 23. A DC power supply comprising:
 - a. a means for accepting alternating power at a predominant frequency;
- 30 b. a means for converting said alternating power to direct current;
 - c. a means for switching said direct current to create an alternating signal at a higher frequency;
- d. a means for rectifying said alternating signal to create a direct current power output through a first and second lead;
 - e. an inductor means connected in series along said first lead; and

f. a switch connected from said second lead to said first lead at a point after said inductor means.

- 24. A DC power supply as described in claim 23 wherein saidfirst inductor portion is large.
 - 25. A DC power supply as described in claim 23 or 24 wherein said direct current power output of said DC power supply has a voltage and further comprising:

10

15

- a. a means for analyzing the direct current power output of said DC power supply; and
- b. a means for activating said switch wherein said means for activating said switch is responsive to said means for analyzing.
- 26. A DC power supply as described in claim 25 wherein said direct current power output of said DC power supply has a voltage and wherein said means for analyzing said direct current power output reacts to the detection of a low voltage.
- 27. A DC power supply as described in claim 25 wherein said direct current power output of said DC power supply has a voltage and wherein said means for analyzing said direct current power output reacts to the detection of a high rate of change in said voltage.
- 28. A DC power supply as described in claim 27 wherein said means for analyzing said direct current power output also reacts to the detection of a low voltage.
 - 29. An enhanced DC plasma processing system comprising:
- 35 a. a coating chamber;
 - b. a material target disposed to expose coating material within said chamber;

c. a means for causing deposition of said coating material upon a substrate wherein said means for causing deposition comprises an anode and a cathode;

- d. a DC power source wherein said DC power source has a direct current power output and first and second leads which are connected across a plasma load to establish a circuit through which current flows; and
- e. a means for immediately stopping current from flowing through said plasma load.

10

15

20

25

- 30. An enhanced DC plasma processing system as described in claim 29 wherein said DC power source applies a voltage to said plasma load and wherein said means for immediately stopping current comprises a means for applying a reverse voltage to said plasma load.
- 31. An enhanced DC plasma processing system as described in claim 29 wherein said means for immediately stopping current from flowing through said plasma load comprises a switch connecting said first and said second lead.
- 32. An enhanced DC plasma processing system as described in claim 29, 30, or 31 wherein said means for immediately stopping current from flowing through said plasma load comprises a means for sensing an arc condition within said plasma load.
- 33. An enhanced DC plasma processing system as described in claim 32 wherein said direct current power output of said DC power supply has a voltage and wherein said means for sensing an arc condition within said plasma load reacts to the detection of a low voltage of said direct current power output.
- 35 34. An enhanced DC plasma processing system as described in claim 32 wherein said direct current power output of said DC power supply has a voltage and wherein said means for sensing an arc condition within said plasma load reacts

to the detection of a high rate of change in said voltage.

- 35. An enhanced DC plasma processing system as described in claim 34 wherein said means for sensing an arc condition within said plasma load also reacts to the detection of a low voltage of said direct current power output.
- 36. An enhanced DC plasma processing system as described in claim 30 wherein said means for applying a reverse voltage to said plasma load comprises:

15

- a. an inductor means connected in series along said first lead between said direct current power output and said plasma load and having first and second inductor portions wherein said first and second portions are magnetically coupled; and
- b. a switch connected from said second lead to said first lead at a point in between said first and second inductor portions.
- 37. An enhanced DC plasma processing system as described in claim 36 wherein said means for immediately stopping current from flowing through said plasma load further comprises a means for sensing an arc condition within said plasma load and wherein said switch is responsive to said means for sensing.
- 38. An enhanced DC plasma processing system as described in claim 37 wherein said direct current power output of said DC power supply has a voltage and wherein said means for sensing an arc condition within said plasma load reacts to the detection of a low voltage.
- 35 39. An enhanced DC plasma processing system as described in claim 37 wherein said direct current power output of said DC power supply has a voltage and wherein said means for sensing an arc condition within said plasma load reacts

to the detection of a high rate of change in said voltage.

- 40. An enhanced DC plasma processing system as described in claim 39 wherein said means for sensing an arc condition within said plasma load also reacts to the detection of a low voltage.
- 41. A method of enhanced thin film processing in a plasma

 10 system comprising the steps of:
 - a. supplying a target material within a coating chamber;
 - b. furnishing direct current power to said coating chamber through a circuit having a first and second lead to create a plasma through which current flows;
 - c. causing deposition of a thin film of coating material upon said a substrate through action of said plasma; and
- 20 d. immediately stopping current from flowing through said plasma upon sensing the occurrence of an arc condition within said plasma.
- 42. A method of enhanced thin film processing in a plasma system as described in claim 41 wherein said step of immediately stopping current from flowing through said plasma upon sensing the occurrence of an arc condition within said plasma comprises the step of connecting said first and second leads.

30

35

15

43. A method of enhanced thin film processing in a plasma system as described in claim 41 wherein said step of furnishing direct current power to said coating chamber comprises the step of applying a voltage to said coating chamber and wherein said step of immediately stopping current from flowing through said plasma upon sensing the occurrence of an arc condition within said plasma comprises the step of applying a reverse voltage to said plasma.

44. A method of enhanced thin film processing in a plasma system as described in claim 43 wherein said reverse voltage is substantial.

- 5 45. A method of enhanced thin film processing in a plasma system as described in claim 41 or 44 wherein said step of immediately stopping current from flowing through said plasma upon sensing the occurrence of an arc condition within said plasma comprises the step of sensing the direct current power applied to said plasma.
 - 46. A method of enhanced thin film processing in a plasma system as described in claim 45 wherein said step of immediately stopping current from flowing through said plasma upon sensing the occurrence of an arc condition within said plasma comprises the step of sensing a low voltage applied to said plasma.

- 47. A method of enhanced thin film processing in a plasma system as described in claim 45 wherein said step of immediately stopping current from flowing through said plasma upon sensing the occurrence of an arc condition within said plasma further comprises the step of sensing a high rate of change in said voltage applied to said plasma.
- 48. A method of enhanced thin film processing in a plasma system as described in claim 47 wherein said step of immediately stopping current from flowing through said plasma upon sensing the occurrence of an arc condition within said plasma further comprises the step of sensing a low voltage applied to said plasma.
- 49. A method of enhanced thin film processing in a plasma system as described in claim 42 wherein there is an inductor means connected in series along said first lead between said direct current power output and said plasma and wherein said inductor means has first and second inductor portions which are magnetically coupled and

wherein said step of connecting said first and second leads utilizes a switch connected from said second lead to said first lead at a point in between said first and second inductor portions.

5

- 50. A method of enhanced thin film processing in a plasma system comprising the steps of:
- a. supplying a target material within a coating
 chamber;
 - b. furnishing direct current power to said coating chamber through a circuit having a first and second lead to create a plasma through which current flows;
 - c. causing deposition of a thin film of coating material upon said a substrate through action of said plasma; and
 - d. periodically clearing said system of an uneven buildup of charged particles.
- 20 51. A method of enhanced thin film processing in a plasma system as described in claim 50 wherein said step of periodically clearing said system of an uneven buildup of charged particles is accomplished approximately every 0.5 to 2.0 ms.

25

30

- 52. A method of enhanced thin film processing in a plasma system as described in claim 50 wherein said step of periodically clearing said system of an uneven buildup of charged particles comprises the step of immediately stopping current from flowing through said plasma.
- 53. A method of enhanced thin film processing in a plasma system as described in claim 50 wherein said step of furnishing direct current power to said coating chamber comprises the step of applying a voltage to said coating chamber and wherein said step of periodically clearing said system of an uneven buildup of charged particles comprises the step of applying a reverse voltage to said coating chamber.

54. A method of enhanced thin film processing in a plasma system as described in claim 53 wherein said reverse voltage is substantial.

- 5 55. An enhanced DC plasma processing system comprising:
 - a. a coating chamber;

15

30


35

- b. a material target disposed to expose coating material within said chamber;
- 10 c. a means for causing deposition of said coating material upon a substrate wherein said means for causing deposition comprises an anode and a cathode;
 - d. a DC power source wherein said DC power source has a direct current power output and first and second leads which are connected across a plasma to establish a circuit through which current flows; and
 - e. a means for periodically clearing said system of an uneven buildup of charged particles.
- 20 56. An enhanced DC plasma processing system as described in claim 55 wherein said means for periodically clearing said system of an uneven buildup of charged particles comprises a timer to activate said means for periodically clearing approximately every 0.5 to 2.0 ms.

57. An enhanced DC plasma processing system as described in claim 55 wherein said means for periodically clearing said system of an uneven buildup of charged particles comprises a means for immediately stopping current from


flowing through said plasma.


- 58. An enhanced DC plasma processing system as described in claim 55 wherein DC power source applies a voltage to said coating chamber and wherein means for periodically clearing said system of an uneven buildup of charged particles comprises a means for applying a reverse voltage to said coating chamber.
- 59. An enhanced DC plasma processing system as described in claim 58 wherein said reverse voltage is substantial.




1/3

PCT/US93/12604





PCT/US93/12604



INTERNATIONAL SEARCH REPORT

International application No. PCT/US 93/12604

		PCT/US 9	3/12604
A. CLASS IPC 5	IFICATION OF SUBJECT MATTER H01J37/34		
According t	to International Patent Classification (IPC) or to both national o	dassification and IPC	
	S SEARCHED		
	locumentation searched (classification system followed by class H01J	fication symbols)	
Documenta	tion searched other than minimum documentation to the extent	that such documents are included in the fields	searched
Electronic o	lata base consulted during the international search (name of dat	a base and, where practical, search terms used)
C DOCTIV	SENTS CONSIDERED TO BE RELEVANT		
Category *	Citation of document, with indication, where appropriate, of	he relevant passages	Relevant to claim No.
A	DE,A,41 13 704 (PHYSIKALISCHES-TECHNISCHES INSTITUT) 29 October 1992 see column 1, paragraph 1 see column 1, line 29 - line 51 see column 2, line 23 - line 60; figure 1		1,9,15, 23,29,41
A	DE,A,31 21 389 (VEB KERAMISCHE WERKE HERMSDORF) 19 August 1982 see abstract see claims 1-4		1,9,15, 23,29,41
		-/	
•			
X Furt	her documents are listed in the continuation of box C.	X Patent family members are listed	in annex.
"A" docum	tegories of cated documents : ent defining the general state of the art which is not ered to be of particular relevance	"T" later document published after the ir or priority date and not in conflict v cited to understand the principle or invention	vith the application but
filing of the docume which citation of docume other r	ent which may throw doubts on pnority claim(s) or is cited to establish the publication date of another in or other special reason (as specified) enter special reason (as specified) ent referring to an oral disclosure, use, exhibition or means	 "X" document of particular relevance; the cannot be considered novel or cannot moving an inventive step when the considered to involve an independent of particular relevance; the cannot be considered to involve an independent is combined with one or incents, such combination being obtain the art. 	ot be considered to locument is taken alone e claimed invention inventive step when the more other such docu-
later th	ent published prior to the international filing date but an the priority date claimed	"&" document member of the same pater	
	5 April 1994	Date of mailing of the international s	zaren report
Name and n	nailing address of the ISA European Patent Office, P.H. 5818 Patentlaan 2 NL - 2280 HV Rijswijk	Authorized officer	
	Tel. (+31-70) 340-2040, Tx. 31 651 epo nl. Fax: (+31-70) 340-3016	Greiser, N	

INTERNATIONAL SEARCH REPORT

International application No. PCT/US 93/12604

		PCT/US 9	3/12604
	DOCUMENTS CONSIDERED TO BE RELEVANT		
Category *	Citation of document, with indication, where appropriate, of the relevant passages		Relevant to claim No.
P,A	EP,A,O 553 410 (LEYBOLD AG) 4 August 1993 see column 1, paragraph 1 see column 2, line 29 - line 51 see column 3, line 9 - column 4, line 46; figures 1-4		1,9,15, 23,29, 30,41, 43,50, 53,55
	figures 1-4		
	·		
	•		
	•		
İ			
Ī			
ĺ			
ł			
	•		
		İ	
1			
1			
İ			
		*	
		1	

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No. PCT/US 93/12604

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
DE-A-4113704	29-10-92	NONE	1 1 2 2 2
DE-A-3121389	19-08-82	NONE	¹ / ₃
EP-A-0553410	04-08-93	DE-A- 4202425 US-A- 5286360	05-08-93 15-02-94

Form PCT/ISA/210 (patent family annex) (July 1992)